Bridging dream and reality: programmable baseband processors for software-defined radio

Authors:
Dake Liu;Anders Nilsson;Eric Tell;Di Wu;Johan Eilert
Affiliations:
Coresonic AB and Linköping University;Coresonic AB;Coresonic AB;Linköping University;Linköping University
Venue:
IEEE Communications Magazine
Year:
2009

Citing 1
Cited 3

Embedded DSP Processor Design: Application Specific Instruction Set Processors

Embedded DSP Processor Design: Application Specific Instruction Set Processors

Tomahawk: Parallelism and heterogeneity in communications signal processing MPSoCs

ACM Transactions on Embedded Computing Systems (TECS) - Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers
An environment for (re)configuration and execution management of heterogeneous flexible radio platforms

Microprocessors & Microsystems
Power Efficient SDR Implementation of IEEE 802.11a/p Physical Layer

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.25

Visualization

Abstract

A programmable radio baseband signal processor is one of the essential enablers of software-defined radio. As wireless standards evolve, the processing power needed for baseband processing increases dramatically and the underlying hardware needs to cope with various standards or even simultaneously maintaining several radio links. Meanwhile, the maximum power consumption allowed by mobile terminals is still strictly limited. These challenges require both system and architecture level innovations. This article introduces a design methodology for radio base-band processors discussing the challenges and solutions of radio baseband signal processing. The LeoCore architecture is presented here as an example of a baseband processor design aimed at reducing power and silicon cost while maintaining sufficient flexibility.