Queuing theoretic model for a multiprocessor with private caches and shared memory

Authors:
Angel V. Nikolov
Affiliations:
National University of Lesotho
Venue:
ACM SIGARCH Computer Architecture News
Year:
2010

Citing 6
Cited 0

Quantitative system performance: computer system analysis using queueing network models

Quantitative system performance: computer system analysis using queueing network models
Memory system design for bus-based multiprocessors

Memory system design for bus-based multiprocessors
Analytic evaluation of shared-memory systems with ILP processors

Proceedings of the 25th annual international symposium on Computer architecture
Computer Architecture: A Quantitative Approach

Computer Architecture: A Quantitative Approach
Comparison of analytic performance models using closed mean-value analysis versus open-queuing theory for estimating cycles per instruction of memory hierarchies

IBM Journal of Research and Development
An Optical Interconnection Network and a Modified Snooping Protocol for the Design of Large-Scale Symmetric Multiprocessors (SMPs)

IEEE Transactions on Parallel and Distributed Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We develop an analytical model of multiprocessor with private caches and shared memory and obtain the steady-state probabilities of the system. Behaviour in equilibrium can be studied and analyzed. We show that results can be applied to determine the output parameters for both blocking and non-blocking caches.