Hardware implement of the forward value conversion algorithm for delta-sigma system based direct stream digital

Authors:
Guoxiang Tong;Ming Chen
Affiliations:
School of Optical-Electrical and Computer Engineering, University of Shanghai for Science and Technology, Shanghai, China;Department of Discrete Devices, Shanghai Beiling Corp., Ltd., Shanghai, China
Venue:
WiCOM'09 Proceedings of the 5th International Conference on Wireless communications, networking and mobile computing
Year:
2009

Citing 2
Cited 0

A Full RNS Implementation of RSA

IEEE Transactions on Computers
Adder based residue to binary number converters for(2n-1, 2n, 2n+1)

IEEE Transactions on Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Because the parallel data processing and the fast carry-free algorithm can be achieved by using Residue Number System (RNS) in VLSI (very large scale integration) design, RNS (Residue Number System) shows the high performance, such as low power consumption, small area, and short delay, etc. This paper presents the bit stream to RNS converting procedure based on (2n-1)2n (2n+1) Moduli set. The converting circuit is designed by using Verilog language. The converter in this paper converts directly the bit stream to RNS form, having better application features for Delta-Sigma system based on DSD (direct stream digital). As result, the whole circuit logic is simplified and the circuit characteristic is improved.