Paper: Systolic algorithm for polynomial interpolation and related problems

Authors:
H. Schroder;V. K. Murthy;E. V. Krishnamurthy
Affiliations:
Department of Electrical Engineering and Computer Science, University of Newcastle, Newcastle, N.S.W. 2308, Australia;Fujitsu Australia Ltd., Sydney, Australia;Computer Science Laboratory, Research School of Physical Sciences, Australian National University, Canberra, ACT 2601, Australia
Venue:
Parallel Computing
Year:
1991

Citing 5
Cited 0

The instruction systolic array, a parallel architecture for VLSI

Integration, the VLSI Journal
VLSI array processors

VLSI array processors
Error-free polynomial matrix computations

Error-free polynomial matrix computations
On sharing secrets and Reed-Solomon codes

Communications of the ACM
How to share a secret

Communications of the ACM

Quantified Score

Hi-index	0.01

Visualization

Abstract

This paper describes a systolic algorithm for interpolation and evaluation of polynomials over any field using a linear array of processors. The periods of these algorithms are O(n) for interpolatin and O(1) for evaluation. This algorithm is readily adapted for Chinese remaindering, easily generalized for the multivariable interpolation and can be extended for rational interpolation to produce Pade approximants. The instruction systolic array implementation of the algorithm is presented here.