Modelling and analysis of real time and embedded systems: using UML

Authors:
Susanne Graf;Sébastien Gérard;Øystein Haugen;Iulian Ober;Bran Selic
Affiliations:
VERIMAG, Grenoble, France;CEA-List, Sacley, France;University of Oslo, Norway;IRIT, Toulouse, France;IBM, Canada
Venue:
MoDELS'06 Proceedings of the 2006 international conference on Models in software engineering
Year:
2006

Citing 1
Cited 1

Validating timed UML models by simulation and verification

International Journal on Software Tools for Technology Transfer (STTT) - Special Section on Specification and Validation of Models of Real Time and Embedded Systems with UML

Simulink timed models for program verification

Theories of Programming and Formal Methods

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents an overview on the outcomes of the workshop MARTES on Modelling and Analysis of Real Time and Embedded Systems that has taken place for the second time in association with the MoDELS/UML 2006 conference. Important themes discussed at this workshop concerned (1) tools for analysis and model transformation and (2) concepts for modelling quantitative aspects with the perspective of analysis.