Simulation of the dynamic behavior of one-dimensional cellular automata using reconfigurable computing

Authors:
Wagner R. Weinert;César Benitez;Heitor S. Lopes;Carlos R. Erig Lima
Affiliations:
Bioinformatics Laboratory, Federal University of Technology Paraná, Curitiba, PR, Brazil;Bioinformatics Laboratory, Federal University of Technology Paraná, Curitiba, PR, Brazil;Bioinformatics Laboratory, Federal University of Technology Paraná, Curitiba, PR, Brazil;Bioinformatics Laboratory, Federal University of Technology Paraná, Curitiba, PR, Brazil
Venue:
ARC'07 Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications
Year:
2007

Citing 4
Cited 1

Evolving two-dimensional cellular automata to perform density classification: a report on work in progress

Parallel Computing - Special issue on cellular automata: from modeling to applications
FPGA implementation of neighborhood-of-four cellular automata random number generators

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
Multiobjective evolutionary search for one-dimensional cellular automata in the density classification task

ICAL 2003 Proceedings of the eighth international conference on Artificial life
Efficient implementation of cellular algorithms on reconfigurable hardware

EUROMICRO-PDP'02 Proceedings of the 10th Euromicro conference on Parallel, distributed and network-based processing

Synchronous cellular automata-based scheduler initialized by heuristic and modeled by a pseudo-linear neighborhood

Natural Computing: an international journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents the implementation of an environment for the evolution of one-dimensional cellular automata using a reconfigurable logic device. This configware is aimed at evaluating the dynamic behavior of automata rules, generated by a computer system. The performance of the configware system was compared with an equivalent software-based approach running in a desktop computer. Results strongly suggest that such implementation is useful for research purposes and that the reconfigurable logic approach is fast and efficient.