Real-time loop scheduling with energy optimization via DVS and ABB for multi-core embedded system

Authors:
Guochen Hua;Meng Wang;Zili Shao;Hui Liu;Chun Jason Xue
Affiliations:
Department of Computing, The Hong Kong Polytechnic University, Hong Kong;Department of Computing, The Hong Kong Polytechnic University, Hong Kong;Department of Computing, The Hong Kong Polytechnic University, Hong Kong;Software Engineering Institute, Xidian University, Xi'an, China;City University of Hong Kong, Kowloon, Hong Kong
Venue:
EUC'07 Proceedings of the 2007 international conference on Embedded and ubiquitous computing
Year:
2007

Citing 11
Cited 1

Scheduling and behavioral transformation for parallel systems

Scheduling and behavioral transformation for parallel systems
Local Microcode Compaction Techniques

ACM Computing Surveys (CSUR)
Energy-conscious compilation based on voltage scaling

Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems
Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Code size reduction technique and implementation for software-pipelined DSP applications

ACM Transactions on Embedded Computing Systems (TECS)
Overhead-Conscious Voltage Selection for Dynamic and Leakage Energy Reduction of Time-Constrained Systems

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Minimizing Energy via Loop Scheduling and DVS for Multi-Core Embedded Systems

ICPADS '05 Proceedings of the 11th International Conference on Parallel and Distributed Systems - Workshops - Volume 02
Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Power-aware compilation for embedded processors with dynamic voltage scaling and adaptive body biasing capabilities

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Rotation scheduling: a loop pipelining algorithm

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Algorithms for optimally arranging multicore memory structures

EURASIP Journal on Embedded Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Dynamic Voltage Scaling (DVS) is an effective technique to reduce energy consumption of processors by dynamically adjusting the operational frequency and supply voltage. However, with feature sizes shrinking, the achievable power saving by DVS is becoming limited as the leakage power increases exponentially. Adaptive Body Biasing (ABB) is an effective technique to reduce leakage power by increasing the circuit's threshold voltage via body biasing. In this paper, we propose a novel real-time loop scheduling technique to minimize both dynamic and leakage energy consumption via DVS and ABB for applications with loops considering voltage transition overhead. The proposed algorithm, EOLSDA (Energy Optimization Loop Scheduling with DVS and ABB), is designed to repeatedly regroup a loop based on rotation scheduling [4,5] and decrease the energy consumption via DVS and ABB within a timing constraint. We conduct experiments on a set of DSP benchmarks based on the power model of 70nm technology. The results show that our technique achieves big energy saving compared with list scheduling [8] and the algorithm in [11].