Interconnection synthesis of MPSoC architecture for gamma cameras

Authors:
Tianmiao Wang;Kai Sun;Hongxing Wei;Meng Wang;Zili Shao;Hui Liu
Affiliations:
Robot Research Institute, Beihang University, Beijing, China;Robot Research Institute, Beihang University, Beijing, China;Robot Research Institute, Beihang University, Beijing, China;Department of Computing, The Hong Kong Polytechnic University, Hong Kong;Department of Computing, The Hong Kong Polytechnic University, Hong Kong;Software Engineering Institute, Xidian University, Xi'an, China
Venue:
EUC'07 Proceedings of the 2007 international conference on Embedded and ubiquitous computing
Year:
2007

Citing 4
Cited 0

Application of a Multi-Processor SoC Platform to High-Speed Packet Forwarding

Proceedings of the conference on Design, automation and test in Europe - Volume 3
Constraint-driven bus matrix synthesis for MPSoC

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
A unified system-level modeling and simulation environment for MPSoC design: MPEG-4 decoder case study

Proceedings of the conference on Design, automation and test in Europe: Proceedings
A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration

Proceedings of the 43rd annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

MPSoC (Multi-Processor System-on-Chip) architecture is becoming increasingly used because it can provide designers much more opportunities to meet specific performance and power goals. In this paper, we use MPSoC architecture to solve real-time signal processing problem in gamma camera. We propose an interconnection synthesis algorithm to reduce the area cost of the Network-on-Chip for an MPSoC architecture we propose in [14]. We implement our interconnection synthesis algorithm on FPGA, and synthesize Network-on-Chip using Synopsys Design Compiler with a UMC 0.18µm standard cell library. The results show that our technique can effectively accelerate the processing and satisfy the requirements of real-time signal processing for 256 × 256 image construction.