Software power peak reduction on smart card systems based on iterative compiling

Authors:
Matthias Grumer;Manuel Wendt;Stefan Lickl;Christian Steger;Reinhold Weiss;Ulrich Neffe;Andreas Mühlberger
Affiliations:
Institute for Technical Informatics, Graz University of Technology;Institute for Technical Informatics, Graz University of Technology;Institute for Technical Informatics, Graz University of Technology;Institute for Technical Informatics, Graz University of Technology;Institute for Technical Informatics, Graz University of Technology;NXP Semiconductors, Business Line Identification;NXP Semiconductors, Business Line Identification
Venue:
EUC'07 Proceedings of the 2007 conference on Emerging direction in embedded and ubiquitous computing
Year:
2007

Citing 8
Cited 1

Power analysis of embedded software: a first step towards software power minimization

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Instruction level power analysis and optimization of software

Journal of VLSI Signal Processing Systems - Special issue on technologies for wireless computing
Optimizing for reduced code space using genetic algorithms

Proceedings of the ACM SIGPLAN 1999 workshop on Languages, compilers, and tools for embedded systems
Adaptive Optimizing Compilers for the 21st Century

The Journal of Supercomputing
Finding effective optimization phase sequences

Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems
Combined Selection of Tile Sizes and Unroll Factors Using Iterative Compilation

PACT '00 Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques
ACME: adaptive compilation made efficient

LCTES '05 Proceedings of the 2005 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Power consumption profile analysis for security attack simulation in smart cards at high abstraction level

Proceedings of the 5th ACM international conference on Embedded software

An automated framework for power-critical code region detection and power peak optimization of embedded software

PATMOS'10 Proceedings of the 20th international conference on Integrated circuit and system design: power and timing modeling, optimization and simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

RF-powered smart cards are widely used in different application areas today. The complexity and functionality of smart cards is growing continuously. This results in a higher power consumption. The power consumed is heavily depending on the software executed on the system. The power profile, especially the power peaks, of an executed application influence the system stability. If the power consumed by such a device exceeds the power provided by the RF-field a reset can be triggered by the power control unit or otherwise the chip may stay in an unpredictable state. Flattening the power profile can thus increase the stability of a system. We present an optimization system which intends to eliminate critical peaks after the analysis of the power profile of an executed application. In an iterative compile process an optimal tradeoff between power and performance has to be found. This is achieved by selecting or deselecting different optimization passes on the intermediate language level of the compiler.