Reducing energy in instruction caches by using multiple line buffers with prediction

Authors:
Kashif Ali;Mokhtar Aboelaze;Suprakash Datta
Affiliations:
School of Computing, Queens University, Kingston on Canada;Department of Computer Science and Engineering, York University, Toronto on Canada;Department of Computer Science and Engineering, York University, Toronto on Canada
Venue:
ISHPC'05/ALPS'06 Proceedings of the 6th international symposium on high-performance computing and 1st international conference on Advanced low power systems
Year:
2005

Citing 10
Cited 1

Internal organization of the Alpha 21164, a 300-MHz 64-bit quad-issue CMOS RISC microprocessor

Digital Technical Journal - Special 10th anniversary issue
A separated bit-line unified cache: conciliating small on-chip cache die-area and low miss ratio

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Selective cache ways: on-demand cache resource allocation

Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture
Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers

ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
SH3: High Code Density, Low Power

IEEE Micro
Access-Mode Predictions for Low-Power Cache Design

IEEE Micro
HotSpot cache: joint temporal and spatial locality exploitation for i-cache energy reduction

Proceedings of the 2004 international symposium on Low power electronics and design
A way-halting cache for low-energy high-performance systems

Proceedings of the 2004 international symposium on Low power electronics and design
A highly configurable cache for low energy embedded systems

ACM Transactions on Embedded Computing Systems (TECS)
A non-uniform cache architecture for low power system design

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design

Full Length Article: An on-chip instruction cache design with one-bit tag for low-power embedded systems

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Energy consumption plays a crucial role in the design of embedded processors especially for portable devices. Since memory access consumes a significant portion of the energy of a processor, the design of fast low-energy caches has become a very important aspect of modern processor design. In this paper, we present a novel cache architecture for reduced energy instruction caches. Our proposed cache architecture consists of the L1 cache, multiple line buffers, and a prediction mechanism to predict which line buffer, or L1 cache to access next. We used simulation to evaluate our proposed architecture and compare it with the HotSpot cache, Filter cache, Predictive line buffer cache and Way-Halting cache. Simulation results show that our approach can reduce instruction cache energy consumption, on average, by 75% without sacrificing performance.