A predictable communication assist

Authors:
Ahsan Shabbir;Sander Stuijk;Akash Kumar;Bart Theelen;Bart Mesman;Henk Corporaal
Affiliations:
Eindhoven University of Technology, Eindhoven, Netherlands;Eindhoven University of Technology, Eindhoven, Netherlands;National University of Singapore, Singapore, Singapore and Eindhoven University of Technology, Eindhoven, Netherlands;Embedded Systems Institute, Eindhoven, Netherlands;Eindhoven University of Technology, Eindhoven, Netherlands;Eindhoven University of Technology, Eindhoven, Netherlands
Venue:
Proceedings of the 7th ACM international conference on Computing frontiers
Year:
2010

Citing 5
Cited 2

Parallel Computer Architecture: A Hardware/Software Approach

Parallel Computer Architecture: A Hardware/Software Approach
A Scalable High-Performance DMA Architecture for DSP Applications

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory

Proceedings of the 41st annual Design Automation Conference
Multi-processor system design with ESPAM

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
The Impact of Higher Communication Layers on NoC Supported MP-SoCs

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip

CA-MPSoC: An automated design flow for predictable multi-processor architectures for multiple applications

Journal of Systems Architecture: the EUROMICRO Journal
Efficient communication support in predictable heterogeneous MPSoC designs for streaming applications

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Modern multi-processor systems need to provide guaranteed services to their users. A communication assist (CA) helps in achieving tight timing guarantees. In this paper, we present a CA for a tile-based MP-SoC. Our CA has smaller memory requirements and a lower latency than existing CAs. The CA has been implemented in hardware. We compare it with two existing DMA controllers. When compared with these DMAs, our CA is up-to 44% smaller in terms of equivalent gate count.