Low area - scalable hardware/software co-design for elliptic curve cryptography

Authors:
Mohamed N. Hassan;Mohammed Benaissa
Affiliations:
Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK;Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK
Venue:
NTMS'09 Proceedings of the 3rd international conference on New technologies, mobility and security
Year:
2009

Citing 5
Cited 0

Exponentiation cryptosystems on the IBM PC

IBM Systems Journal
Montgomery Multiplication in GF(2^k

Designs, Codes and Cryptography
A Reconfigurable System on Chip Implementation for Elliptic Curve Cryptography over GF(2n)

CHES '02 Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems
A compact and fast division architecture for a finite field GF(2m)

ICCSA'03 Proceedings of the 2003 international conference on Computational science and its applications: PartI
Hardware/software co-design of elliptic curve cryptography on an 8051 microcontroller

CHES'06 Proceedings of the 8th international conference on Cryptographic Hardware and Embedded Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The contribution in this paper describes a solution to implement a low cost-low area scalable elliptic curve cryptography (ECC) over binary finite fields GF(2m) using a hardware-software co-design approach. The proposed hardware-software co-design is hosted on a freesoft-core processor from Xilinx FPGA, namely PicoBlaze as a low-cost platform. The PicoBlaze is supported by two novel circuits to execute the underlying arithmetic over GF(2m). Scalability is explored and a novel architecture is presented in this work that scales for the set of curves recommended by the ECC standards, namely, m=113,131,163,193 with minimal area overheads whilst achieving practical performance. The proposed hardware-software co-design is parameterised for 8, 16, and 32 bit data widths. The implementation of the scalable ECC processor consumes only 341 and 473 slices of the lowest cost chips from Xilinx Spartan III family namely XC3S50 for the 8 and 16 bits data paths implementations and 1041 slices of the XC3S200 device for the 32 bit data path.