Off-Line Evolution of Behaviour for Autonomous Agents in Real-Time Computer Games
PPSN VII Proceedings of the 7th International Conference on Parallel Problem Solving from Nature
On-Line Evolution of FPGA-Based Circuits: A Case Study on Hash Functions
EH '99 Proceedings of the 1st NASA/DOD workshop on Evolvable Hardware
Getting Most Out of Evolutionary Approaches
EH '02 Proceedings of the 2002 NASA/DoD Conference on Evolvable Hardware (EH'02)
Evolved Digital Circuits and Genome Complexity
EH '05 Proceedings of the 2005 NASA/DoD Conference on Evolvable Hardware
Evolvable hardware: using evolutionary computation to design and optimize hardware systems
IEEE Computational Intelligence Magazine
Promises and challenges of evolvable hardware
IEEE Transactions on Systems, Man, and Cybernetics, Part C: Applications and Reviews
Fault-tolerance simulation of brushless motor control circuits
EvoApplications'11 Proceedings of the 2011 international conference on Applications of evolutionary computation - Volume Part II
Hi-index | 0.00 |
A novel multi-objective evolutionary mechanism for digital circuits is proposed. Firstly, each CLB of FPGA is configured as minimum evolutionary structure cell (MESC). The two-dimensional array consisted of MESCs by integer scale values is coded. And the functions and interconnections of MESCs are reconfigured. Secondly, the circuit function, the number of active CLBs and the circuit response speed are designed for evolutionary aims. The fitness of the circuit function is evaluated by on-line test. The fitness of the active CLBs' number and response speed are evaluated by searching the evolved circuit in reverse direction. Then the digital circuits are designed by multi-objective on-line evolution in these evaluation methods. Thirdly, a multi-objective optimization algorithm is improved, which could quicken the convergence speed of online evolution. Finally, Hex-BCD code conversion circuit is taken as an example. The experimental results prove the feasibility and availability of the new on-line design method of digital circuits.