Research on setting up a simplified model in simulation

Authors:
Weigong Zhang;Huizhuo Niu;Yuanyuan Shang;Guohui Wang
Affiliations:
College of Information Engineering, Capital Normal University, Beijing, China;College of Information Engineering, Capital Normal University, Beijing, China;College of Information Engineering, Capital Normal University, Beijing, China;College of Information Engineering, Capital Normal University, Beijing, China
Venue:
IITA'09 Proceedings of the 3rd international conference on Intelligent information technology application
Year:
2009

Citing 2
Cited 0

Writing testbenches: functional verification of HDL models

Writing testbenches: functional verification of HDL models
An overview on writing a VHDL testbench

SSST '97 Proceedings of the 29th Southeastern Symposium on System Theory (SSST '97)

Quantified Score

Hi-index	0.00

Visualization

Abstract

In high-speed real-time or non real-time signal processing systems, the use of mass memory for data cache is an indispensable part. It is also one of the focus and the difficulties in the realization of the system. Using the traditional method, the simulation will consume a lot of time, which would greatly reduce the efficiency of software design. To save time and resources, a simplified simulation model is put forward. Based on this module, a number of control signals are added to make the design more flexible. The paper is based on the overall idea of the design and taking a FLASH device as an example, the paper fully describes this idea. The design has proved that this is a more efficient method. The idea reflected can be widely used in the large-scale embedded system.