Light speed labeling for Risc architectures

Authors:
L. Lacassagne;B. Zavidovique
Affiliations:
Institut d'Electronique Fondamentale, AXIS, Université Paris Sud;Institut d'Electronique Fondamentale, AXIS, Université Paris Sud
Venue:
ICIP'09 Proceedings of the 16th IEEE international conference on Image processing
Year:
2009

Citing 8
Cited 1

Vector models for data-parallel computing

Vector models for data-parallel computing
Sequential Operations in Digital Picture Processing

Journal of the ACM (JACM)
One-Pass Complexity of Digital Picture Properties

Journal of the ACM (JACM)
Motion Detection, Labeling, Data Association And Tracking, in Real-Time on RISC Computer

ICIAP '99 Proceedings of the 10th International Conference on Image Analysis and Processing
A color topographic map based on the dichromatic reflectance model

Journal on Image and Video Processing - Color in Image and Video Processing
Optimizing two-pass connected-component labeling algorithms

Pattern Analysis & Applications
Light speed labeling: efficient connected component labeling on RISC architectures

Journal of Real-Time Image Processing
A run-based two-scan labeling algorithm

ICIAR'07 Proceedings of the 4th international conference on Image Analysis and Recognition

Covariance descriptor multiple object tracking and re-identification with colorspace evaluation

ACCV'12 Proceedings of the 11th international conference on Computer Vision - Volume 2

Quantified Score

Hi-index	0.00

Visualization

Abstract

This article introduces a fast algorithm for Connected Component Labeling of binary images called Light Speed Labeling. It is segment-based and a line-relative labeling that was especially thought for RISC computers. An extensive benchmark on both structured and unstructured images substanciates that the algorithm, the way it is designed, is faster and more runtime predictable than Wu's algorithm claimed to be the world fastest in 2007.