Comparison study of performance of parallel steady state solver on different computer architectures

  • Authors:
  • Nick Soveiko;Michel S. Nakhla;Ramachandra Achar

  • Affiliations:
  • Department of Electronics, Carleton University, Ottawa, ON, Canada;Department of Electronics, Carleton University, Ottawa, ON, Canada;Department of Electronics, Carleton University, Ottawa, ON, Canada

  • Venue:
  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • Year:
  • 2010

Quantified Score

Hi-index 0.03

Visualization

Abstract

A parallel solver for steady state analysis of nonlinear circuits is presented. The solver uses the Message Passing Interface specification for communications and is suitable for steady state simulation of very large nonlinear circuits. Performance of the solver is investigated on symmetric multiprocessing, non-uniform memory access, and distributed memory computer systems. Impact of memory subsystem constraints on the solver efficiency is evaluated.