Digital circuit realization of piecewise-affine functions with nonuniform resolution: theory and FPGA implementation

Authors:
Tomaso Poggi;Francesco Comaschi;Marco Storace
Affiliations:
Biophysical and Electronic Engineering Department, University of Genoa, Genova, Italy;Biophysical and Electronic Engineering Department, University of Genoa, Genova, Italy;Biophysical and Electronic Engineering Department, University of Genoa, Genova, Italy
Venue:
IEEE Transactions on Circuits and Systems II: Express Briefs
Year:
2010

Citing 10
Cited 1

Automatic implementation of piecewise-linear fuzzy systems addressing memory-performance trade-off

Fuzzy hardware
A Geometric Approach to Maximum-Speed n-Dimensional Continuous Linear Interpolation in Rectangular Grids

IEEE Transactions on Computers
Piecewise Linear Control Systems

Piecewise Linear Control Systems
Synthesis of multiport resistors with piecewise-linear characteristics: a mixed-signal architecture: Research Articles

International Journal of Circuit Theory and Applications
Convergent design of piecewise linear neural networks

Neurocomputing
A max-piecewise-linear neural network for function approximation

Neurocomputing
Some combinatorial Lemmas in topology

IBM Journal of Research and Development
Digital architectures realizing piecewise-linear multivariate functions: Two FPGA implementations

International Journal of Circuit Theory and Applications
The explicit linear quadratic regulator for constrained systems

Automatica (Journal of IFAC)
Canonical piecewise-linear networks

IEEE Transactions on Neural Networks

Piecewise linear approximations of multivariate functions: A multiresolution-based compression algorithm suitable for circuit implementation

Applied Numerical Mathematics

Quantified Score

Hi-index	0.00

Visualization

Abstract

This brief proposes a digital circuit architecture implementing a class of continuous piecewise-affine (PWA) functions. The work rests on a previous architecture realizing PWA functions with uniform resolution. By using PWA mapping that can be implemented through a few simple functional blocks, it is possible to extend the representation capabilities of the architecture to PWA functions with nonuniform resolution. After defining the mapping and the corresponding functional blocks, the proposed architecture is implemented in a field-programmable gate array, and a simple example is shown.