A low-power quadrature VCO and its application to a 0.6-V 2.4-Ghz PLL

  • Authors:

  • Chung-Ting Lu;Hsieh-Hung Hsieh;Liang-Hung Lu

  • Affiliations:

  • Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan;Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan;Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan

  • Venue:
  • IEEE Transactions on Circuits and Systems Part I: Regular Papers
  • Year:
  • 2010

Quantified Score

Hi-index 0.00

Visualization

Abstract

A novel circuit topology of the quadrature voltage-controlled oscillator (QVCO) is presented in this paper for low-voltage and low-power applications. With the antiphase coupling provided by the MOSFETs in a passive mode, quadrature output phases can be generated at minimum power consumption while maintaining desirable circuit performance in terms of phase error and phase noise. Based on the proposed QVCO circuit, an integer-N phase-locked loop (PLL) is implemented in a standard 0.18-µm CMOS process. As the building blocks are optimized for low-voltage and low-power operations, the fabricated 2.4-GHz PLL consumes a dc power of 14.4 mW from a 0.6-V supply. By applying a reference frequency of 20 MHz, the measured spur rejection and phase noise at 1-MHz offset are 39.83 dB and -104.69 dBc/Hz, respectively. From the output waveforms, the phase error of the quadrature output is 2.21°.