A direct digital frequency synthesizer based on the quasi- linear interpolation method

Authors:
Ashkan Ashrafi;Reza Adhami;Aleksandar Milenković
Affiliations:
Department of Electrical and Computer Engineering, San Diego State University, San Diego, CA;Department of Electrical and Computer Engineering, University of Alabama in Huntsville, Huntsville, AL;Department of Electrical and Computer Engineering, University of Alabama in Huntsville, Huntsville, AL
Venue:
IEEE Transactions on Circuits and Systems Part I: Regular Papers
Year:
2010

Citing 3
Cited 1

Quadrature direct digital frequency synthesizers using interpolation-based angle rotation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Comments on "a 13-bit resolution ROM-less direct digital frequency synthesizer basedon a trigonometric quadruple angle formula"

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Analysis and comparison of Direct Digital Frequency Synthesizers implemented on FPGA

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper introduces a novel direct digital frequency synthesizer (DDFS) with an architecture based on the quasi-linear interpolation method (QLIP). The QLIP method is a hybrid polynomial interpolation in which the first quarter of a cosine function is approximated by two sets of linear and parabolic polynomials. The section of the cosine function that is closer to its peak is interpolated by parabolic polynomials, due to its resemblance to a parabola. The rest of the function, which is closer to where it approaches zero, is interpolated by linear polynomials. The paper describes the proposed interpolation method and its VLSI implementation. The performance of the proposed implementations is compared to several state-of-the-art DDFS designs.