A low-cost VLSI implementation for efficient removal of impulse noise

Authors:
Pei-Yin Chen;Chih-Yuan Lien;Hsu-Ming Chuang
Affiliations:
Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan;Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan;Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2010

Citing 10
Cited 0

Digital image processing (2nd ed.)

Digital image processing (2nd ed.)
Detail-preserving median based filters in image processing

Pattern Recognition Letters
Parallel VLSI design for a real-time video-impulse noise-reduction processor

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Cost-effective video filtering solution for real-time vision systems

EURASIP Journal on Applied Signal Processing
VLSI implementation of a selective median filter

IEEE Transactions on Consumer Electronics
Efficient removal of impulse noise from digital images

IEEE Transactions on Consumer Electronics
Salt-and-pepper noise removal by median-type noise detectors and detail-preserving regularization

IEEE Transactions on Image Processing
A switching median filter with boundary discriminative noise detection for extremely corrupted images

IEEE Transactions on Image Processing
Universal Impulse Noise Filter Based on Genetic Programming

IEEE Transactions on Image Processing
Adaptive median filters: new algorithms and results

IEEE Transactions on Image Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Image and video signals might be corrupted by impulse noise in the process of signal acquisition and transmission. In this paper, an efficient VLSI implementation for removing impulse noise is presented. Our extensive experimental results show that the proposed technique preserves the edge features and obtains excellent performances in terms of quantitative evaluation and visual quality. The design requires only low computational complexity and two line memory buffers. Its hardware cost is quite low. Compared with previous VLSI implementations, our design achieves better image quality with less hardware cost. Synthesis results show that the proposed design yields a processing rate of about 167 M samples/second by using TSMC 0.18 µ technology.