FPGA Circuit Synthesis of Accelerator Data-Parallel Programs

Authors:
Barry Bond;Kerry Hammil;Lubomir Litchev;Satnam Singh
Affiliations:
-;-;-;-
Venue:
FCCM '10 Proceedings of the 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines
Year:
2010

Citing 0
Cited 5

Accelerating Haskell array codes with multicore GPUs

Proceedings of the sixth workshop on Declarative aspects of multicore programming
Accelerator compiler for the VENICE vector processor

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays
High-level synthesis: productivity, performance, and software constraints

Journal of Electrical and Computer Engineering - Special issue on ESL Design Methodology
Elastic computing: A portable optimization framework for hybrid computers

Parallel Computing
VForce: An environment for portable applications on high performance systems with accelerators

Journal of Parallel and Distributed Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes the techniques used to describe and synthesize FPGA circuits expressed in a data-parallel domain specific language (DSL) called Accelerator. We identify the subset of data-parallel descriptions that are supported by our system and explain how we track memory access patterns which allow us to generate efficient FPGA circuits.