VERIFY: a program for proving correctness of digital hardware designs
Artificial Intelligence - Special volume on qualitative reasoning about physical systems
Temporal logics in AI: semantical and ontological considerations
Artificial Intelligence
Chip-level modeling with VHDL
CLOVER: a timing constraints verification system
DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
A methodology to reduce the computational cost of behavioral test pattern generation
DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
| Hi-index | 0.00 |