A 65nm CMOS low-power, low-voltage bandgapreference with using self-biased composite cascode opamp

Authors:
Leila Koushaeian;Stan Skafidas
Affiliations:
Centre for Telecommunication and Micro-Electronics (CTME), Melbourne, Australia;Melbourne University, Melbourne, Australia
Venue:
Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
Year:
2010

Citing 4
Cited 0

CMOS Circuit Design, Layout, and Simulation, Second Edition

CMOS Circuit Design, Layout, and Simulation, Second Edition
A CMOS threshold voltage reference source for very-low-voltage applications

Microelectronics Journal
Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits
Sub 1 V CMOS bandgap reference design techniques: a survey

Analog Integrated Circuits and Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present a low-voltage low-power CMOS bandgap voltage reference (BVR) based on the self-cascode self-biased op-amp. The current mirror mismatch error resulting from the channel length modulation (CLM) effect has also been compensated by using composite transistors. This proposed circuit, implemented in 65nm IBM CMOS process which generates a reference of 364mV from a power supply of the 1.2V and consumed the 28 μW at room temperature. The power supply rejection ratio is greater than 60 dB for frequency below 10 kHz. The proposed bandgap achieves a temperature coefficient(TC) of 4.7ppm/°C without trimming for the temperature range(TR) from 0 C to 100°C and the 0.75mV/V of ±10% supply voltage variations.