High throughput memory data-path design for multi-core architecture

Authors:
Li Jinsong;Du Gaoming;Zhang Duoli;Song Yukun;Li Li;Pan Hongbing
Affiliations:
Institute of VLSI Design, Hefei University of Technology, Hefei, China;Institute of VLSI Design, Hefei University of Technology, Hefei, China;Institute of VLSI Design, Hefei University of Technology, Hefei, China;Institute of VLSI Design, Hefei University of Technology, Hefei, China;Institute of VLSI Design, Nanjing University, Nanjing, China;Institute of VLSI Design, Nanjing University, Nanjing, China
Venue:
CAR'10 Proceedings of the 2nd international Asia conference on Informatics in control, automation and robotics - Volume 3
Year:
2010

Citing 5
Cited 0

Networks on Chips: A New SoC Paradigm

Computer
An AMBA AHB-based reconfigurable SOC architecture using multiplicity of dedicated flyby DMA blocks

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect
High speed hardware-assisted real-time interprocess communication for embedded microcontrollers

RTSS'10 Proceedings of the 21st IEEE conference on Real-time systems symposium
Multiprocessor System-on-Chip (MPSoC) Technology

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Network on chip (NoC) has been proposed as new on-chip communication paradigm for the muti-core processing era. But the memory wall problem is a design bottleneck, especially in real-time applications. This paper proposes a high throughput memory data-path design that can guarantee realtime I/O throughput for an in-house developed multi-core system. The main contribution is as follows: Firstly, a data path DMA controller between the local processing cores and the on chip communication network is designed. Once the data access is established, it can transfer one data per cycle. Secondly, pre-programmed mechanism is used to schedule data exchange to reduce more cycles of register configuration. The design was successfully implemented on FPGA with fade-in-fade-out real-time video application. Experiment results show that 1024-bit data can be transferred in only 51 cycles and the system can run at 90MHz.