Extended timing diagrams as a specification language
EURO-DAC '94 Proceedings of the conference on European design automation
Design-flow and synthesis for ASICs: a case study
DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
From VHDL to efficient and first-time-right designs: a formal approach
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Hi-index | 0.00 |