Bandwidth enhancement with low group-delay variation for a 40-Gb/s transimpedance amplifier

Authors:
Joohwa Kim;James F. Buckwalter
Affiliations:
Department of Electrical and Computer Engineering, University of California, San Diego, La Jolla, CA;Department of Electrical and Computer Engineering, University of California, San Diego, La Jolla, CA
Venue:
IEEE Transactions on Circuits and Systems Part I: Regular Papers
Year:
2010

Citing 3
Cited 2

Cover story: linking with light

IEEE Spectrum - Linking with light
CMOS Photonics - Bringing Moore's Law to Optical Interconnect

HOTI '07 Proceedings of the 15th Annual IEEE Symposium on High-Performance Interconnects
Wideband Amplifiers

Wideband Amplifiers

The transimpedance limit

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Low-power 10 Gb/s inductorless inverter based common-drain active feedback transimpedance amplifier in 40 nm CMOS

Analog Integrated Circuits and Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

A 40-Gb/s transimpedance amplifier (TIA) is proposed using multistage inductive-series peaking for low group-delay variation. A transimpedance limit for multistage TIAs is derived, and a bandwidth-enhancement technique using inductive-series π-networks is analyzed. A design method for low group delay constrained to 3-dB bandwidth enhancement is suggested. The TIA is implemented in a 0.13-µm CMOS process and achieves a 3-dB bandwidth of 29 GHz. The transimpedance gain is 50 dB ċ Ω, and the transimpedance group-delay variation is less than 16 ps over the 3-dB bandwidth. The chip occupies an area of 0.4 mm2 , including the pads, and consumes 45.7 mW from a 1.5-V supply. The measured TIA demonstrates a transimpedance figure of merit of 200.7 Ω/pJ.