A low power CMOS compatible embedded EEPROM for passive RFID tag

  • Authors:
  • Kyoung-Su Lee;Jung-Hoon Chun;Kee-Won Kwon

  • Affiliations:
  • Department of Electrical and Computer Engineering, Sungkyunkwan University, 300 Cheoncheon-dong, Jangan-gu, Suwon 440-746, Republic of Korea;Department of Electrical and Computer Engineering, Sungkyunkwan University, 300 Cheoncheon-dong, Jangan-gu, Suwon 440-746, Republic of Korea;Department of Electrical and Computer Engineering, Sungkyunkwan University, 300 Cheoncheon-dong, Jangan-gu, Suwon 440-746, Republic of Korea

  • Venue:
  • Microelectronics Journal
  • Year:
  • 2010

Quantified Score

Hi-index 0.00

Visualization

Abstract

A 512-bit low-voltage CMOS-compatible EEPROM is developed and embedded into a passive RFID tag chip using 0.18@mm CMOS technology. The write voltage is halved by adopting a planar EEPROM cell structure. The wide Vth distribution of as-received memory cells is mitigated by an initial erase and further reduced by an in-situ regulated erase operation using negative feedback. Although over-programmed charges leak from the floating gates over several days, the remaining charges are retained without further loss. The 512-bit planar EEPROM occupies 0.018mm^2 and consumes 14.5 and 370@mW for read and write at 85^oC, respectively.