Error-correcting codes for semiconductor memories
ISCA '84 Proceedings of the 11th annual international symposium on Computer architecture
Design of ultra-low-cost UHF RFID tags for supply chain applications
IEEE Communications Magazine
A new type of low power read circuit in EEPROM for UHF RFID
Microelectronics Journal
Hi-index | 0.00 |
A 512-bit low-voltage CMOS-compatible EEPROM is developed and embedded into a passive RFID tag chip using 0.18@mm CMOS technology. The write voltage is halved by adopting a planar EEPROM cell structure. The wide Vth distribution of as-received memory cells is mitigated by an initial erase and further reduced by an in-situ regulated erase operation using negative feedback. Although over-programmed charges leak from the floating gates over several days, the remaining charges are retained without further loss. The 512-bit planar EEPROM occupies 0.018mm^2 and consumes 14.5 and 370@mW for read and write at 85^oC, respectively.