Digital systems: hardware organization and design (3rd ed.)
Digital systems: hardware organization and design (3rd ed.)
Logic Minimization Algorithms for VLSI Synthesis
Logic Minimization Algorithms for VLSI Synthesis
Delay models for the sea-of-wires array synthesis system
EDTC '95 Proceedings of the 1995 European conference on Design and Test
Hi-index | 0.00 |