The cedar system and an initial performance study

Authors:
D. Kuck;E. Davidson;D. Lawrie;A. Sameh;C. Q. Zhu;A. Veidenbaum;J. Konicek;P. Yew;K. Gallivan;W. Jalby;H. Wijshoff;R. Bramley;U. M. Yang;P. Emrath;D. Padua;R. Eigenmann;J. Hoeflinger;G. Jaxon;Z. Li;T. Murphy;J. Andrews
Affiliations:
-;-;-;-;-;-;-;-;-;-;-;-;-;-;-;-;-;-;-;-;-
Venue:
ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
Year:
1993

Citing 3
Cited 14

A Scheme to Enforce Data Dependence on Large Multiprocessor Systems

IEEE Transactions on Software Engineering
Compiler-directed data prefetching in multiprocessors with memory hierarchies

ICS '90 Proceedings of the 4th international conference on Supercomputing
Experience in the Automatic Parallelization of Four Perfect-Benchmark Programs

Proceedings of the Fourth International Workshop on Languages and Compilers for Parallel Computing

Evaluating automatic parallelization for efficient execution on shared-memory multiprocessors

ICS '94 Proceedings of the 8th international conference on Supercomputing
Measurement-based characterization of global memory and network contention, operating system and parallelization overheads

ISCA '94 Proceedings of the 21st annual international symposium on Computer architecture
An effective programmable prefetch engine for on-chip caches

Proceedings of the 28th annual international symposium on Microarchitecture
The SHRIMP performance monitor: design and applications

SPDT '96 Proceedings of the SIGMETRICS symposium on Parallel and distributed tools
The Performance of the Cedar Multistage Switching Network

IEEE Transactions on Parallel and Distributed Systems
On the Automatic Parallelization of the Perfect Benchmarks®

IEEE Transactions on Parallel and Distributed Systems
Design choices in the SHRIMP system: an empirical study

Proceedings of the 25th annual international symposium on Computer architecture
A Compiler Optimization Algorithm for Shared-Memory Multiprocessors

IEEE Transactions on Parallel and Distributed Systems
On Interaction between Interconnection Network Design and Latency Hiding Techniques in Multiprocessors

The Journal of Supercomputing
Hardware and Compiler-Directed Cache Coherence in Large-Scale Multiprocessors: Design Considerations and Performance Study

IEEE Transactions on Parallel and Distributed Systems
Scalability of the cedar system

Proceedings of the 1994 ACM/IEEE conference on Supercomputing
The performance of the cedar multistage switching network

Proceedings of the 1994 ACM/IEEE conference on Supercomputing
An efficient algorithm for the run-time parallelization of DOACROSS loops

Proceedings of the 1994 ACM/IEEE conference on Supercomputing
Variability in Architectural Simulations of Multi-Threaded Workloads

HPCA '03 Proceedings of the 9th International Symposium on High-Performance Computer Architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we give an overview of the Cedar multiprocessor and present recent performance results. These include the performance of some computational kernels and the Perfect Benchmarks. We also present a methodology for judging parallel system performance and apply this methodology to Cedar, Cray YMP-8, and Thinking Machines CM-5.