Design optimizations to improve placeability of partial reconfiguration modules

Authors:
Markus Koester;Wayne Luk;Jens Hagemeyer;Mario Porrmann
Affiliations:
Imperial College London, UK;Imperial College London, UK;University of Paderborn, Germany;University of Paderborn, Germany
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2009

Citing 4
Cited 1

Fast Template Placement for Reconfigurable Computing Systems

IEEE Design & Test
Operating Systems for Reconfigurable Embedded Platforms: Online Scheduling of Real-Time Tasks

IEEE Transactions on Computers
REPLICA2Pro: task relocation by bitstream manipulation in virtex-II/Pro FPGAs

Proceedings of the 3rd conference on Computing frontiers
Enhancing Relocatability of Partial Bitstreams for Run-Time Reconfiguration

FCCM '07 Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines

Applying dynamic reconfiguration in the mobile robotics domain: A case study on computer vision algorithms

ACM Transactions on Reconfigurable Technology and Systems (TRETS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

In partially reconfigurable architectures, system components can be dynamically loaded and unloaded allowing resources to be shared over time. This paper focuses on the relation between the design options of partial reconfiguration modules and their placement at run-time. For a set of dynamic system components, we propose a design method that optimizes the feasible positions of the resulting partial reconfiguration modules to minimize position overlaps. We introduce the concept of subregions, which guarantees the parallel execution of a certain number of partial reconfiguration modules for tiled reconfigurable systems. Experimental results, which are based on a Xilinx Virtex-4 implementation, show that at run-time the average number of available positions can be increased up to 6.4 times and the number of placement violations can be reduced up to 60.6%.