Design of monolithic low dropout regulator for wireless powered brain cortical implants using a line ripple rejection technique

Authors:
Chen Zheng;Dongsheng Ma
Affiliations:
Department of Electrical and Computer Engineering, The University of Arizona, Tucson, AZ;Department of Electrical and Computer Engineering, The University of Arizona, Tucson, AZ
Venue:
IEEE Transactions on Circuits and Systems II: Express Briefs
Year:
2010

Citing 1
Cited 1

Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits

A 0.7V input output-capacitor-free digitally controlled low-dropout regulator with high current efficiency in 0.35µm CMOS technology

Microelectronics Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

This brief introduces an integrated low dropout regulator for wireless powered brain cortical implants. A line ripple rejection technique is employed to improve the line regulation of the regulator. A fast transient response is ensured to accommodate frequent changes of workload and power. The system is stabilized over the entire load range without using any external compensation capacitors. System modeling and theoretical analysis are conducted to offer a systematic study on the proposed structure. The regulator was fabricated with an IBM 130-nm CMOS process. The active die area is 0.025 mm2. Experimental results show that the power supply rejection ratio remains above 52.8 dB within the interested frequency band. The line regulation is controlled below 0.44% throughout the full input range. The output voltage can recover within 69 ns from a full load current change, with a less than 8.1-mV voltage droop.