Proceedings of the 4th ACM international conference on Embedded software
A General Framework for Analysing System Properties in Platform-Based Embedded System Designs
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Event Count Automata: A State-Based Model for Stream Processing Systems
RTSS '05 Proceedings of the 26th IEEE International Real-Time Systems Symposium
Efficient computation of buffer capacities for multi-rate real-time systems with back-pressure
CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Communication by sampling in time-sensitive distributed systems
EMSOFT '06 Proceedings of the 6th ACM & IEEE International conference on Embedded software
Workload correlations in multi-processor hard real-time systems
Journal of Computer and System Sciences
Task automata: Schedulability, decidability and undecidability
Information and Computation
Complex task activation schemes in system level performance analysis
CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Loosely time-triggered architectures based on communication-by-sampling
EMSOFT '07 Proceedings of the 7th ACM & IEEE international conference on Embedded software
Semantics-Preserving Design of Embedded Control Software from Synchronous Models
IEEE Transactions on Software Engineering
Implementing Synchronous Models on Loosely Time Triggered Architectures
IEEE Transactions on Computers
Network calculus: a theory of deterministic queuing systems for the internet
Network calculus: a theory of deterministic queuing systems for the internet
Modeling buffers with data refresh semantics in automotive architectures
EMSOFT '10 Proceedings of the tenth ACM international conference on Embedded software
Modeling buffers with data refresh semantics in automotive architectures
EMSOFT '10 Proceedings of the tenth ACM international conference on Embedded software
Hi-index | 0.00 |
Automotive architectures consist of multiple electronic control units (ECUs) which run distributed control applications. Such ECUs are connected to sensors and actuators and communicate via shared buses. Resource arbitration at the ECUs and also in the communication medium, coupled with variabilities in execution requirements of tasks results in jitter in the signal/data streams existing in the system. As a result, buffers are required at the ECUs and bus controllers. However, these buffers often implement different semantics -- FIFO queuing, which is the most straightforward buffering scheme, and data refreshing, where stale data is overwritten by freshly sampled data. Traditional timing and schedulability analysis that are used to compute, e.g., end-to-end delays, in such automotive architectures can only model FIFO buffering. As a result, they return pessimistic delay and resource estimates because in reality paper we propose an analytical framework for accurately modeling such data refresh semantics. Our model exploits a novel feedback control mechanism and is purely functional in nature. As a result, it is scalable and does not involve any explicit state modeling. Using this model we can estimate various timing and performance metrics for automotive ECU networks consisting of buffers implementing different data handling semantics. We illustrate the utility of this model through three case studies from the automotive electronics domain.