A min-max optimization framework for designing ΣΔ learners: theory and hardware

  • Authors:
  • Amit Gore;Shantanu Chakrabartty

  • Affiliations:
  • General Electric Global Research, Niskayuna, NY and Department of Electrical and Computer Engineering, Michigan State University, East Lansing, MI;Department of Electrical and Computer Engineering, Michigan State University, East Lansing, MI

  • Venue:
  • IEEE Transactions on Circuits and Systems Part I: Regular Papers
  • Year:
  • 2010

Quantified Score

Hi-index 0.00

Visualization

Abstract

In this paper, we present a framework for constructing ΣΔ learning algorithms and hardware that can identify and track low-dimensional manifolds embedded in a high-dimensional analog signal space. At the core of the proposed approach is a min-max stochastic optimization of a regularized cost function that combines machine learning with ΣΔ modulation. As a result, the algorithm not only produces a quantized sequence of the transformed analog signals but also a quantized representation of the transform itself. The framework is generic and can be extended to higher order ΣΔ modulators and for different signal transformations. In this paper, the ΣΔ learning is demonstrated for identifying linear compression manifolds, which can eliminate redundant AD conversion (ADC) paths. This improves the energy efficiency of the proposed architecture compared to a conventional multichannel data acquisition system. Measured results from a four channel prototype fabricated in a 0.5 µm CMOS process has been used to verify the energy efficiency of the ΣΔ learner and to demonstrate its real-time adaptation capabilities that are consistent with the theoretical and simulated results. One of the salient features of ΣΔ learning is its self-calibration property, whereby the performance remains unchanged even in the presence of computational artifacts (mismatch and nonlinearities). This property makes the proposed architecture ideal for implementing practical high-dimensional AD converters.