Concurrent engineering with DFT in the digital system: a parallel process

Authors:
Ralph Sanchez
Affiliations:
Hughes Aircraft Company, Los Angeles, California
Venue:
ITC'94 Proceedings of the 1994 international conference on Test
Year:
1994

Citing 3
Cited 0

Built-in test for VLSI: pseudorandom techniques

Built-in test for VLSI: pseudorandom techniques
System Level Interconnect Test in a Tristate Environment

Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them
A Test Methodology for VLSI Chips on Silicon

Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them

Quantified Score

Hi-index	0.00

Visualization

Abstract

A highly parallel design process is a means to minimize the system design cycle time. Concurrent engineering principles applied to design and test attain dramatic cycle time reduction in systems with structurally tested ICs.