IEEE Transactions on Computers
| Hi-index | 0.00 |
A new method to indentify hard to deted combinational logic faults where the hard faults' classification is based on circuit budgetary constraints is proposed. Reusable results. avoiding redundant effort and no required simulation contribute to the implemenation's efficiency. A definition of hard faults (HFs), excluding redundant faults, will be presented and the algorithms used are described.