An alternative polychronous model and synthesis methodology for model-driven embedded software

Authors:
Bijoy A. Jose;Sandeep K. Shukla
Affiliations:
Virginia Polytechnic Institute and State University, Blacksburg, VA;Virginia Polytechnic Institute and State University, Blacksburg, VA
Venue:
Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Year:
2010

Citing 7
Cited 0

SIGNAL: A declarative language for synchronous programming of real-time systems

Proc. of a conference on Functional programming languages and computer architecture
Designing programs that check their work

STOC '89 Proceedings of the twenty-first annual ACM symposium on Theory of computing
Implementation of the data-flow synchronous language SIGNAL

PLDI '95 Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation
Compositionality in dataflow synchronous languages: specification and distributed code generation 1,2,3

Information and Computation
Synchronous structures

Information and Computation
Prime Implicate Tries

TABLEAUX '09 Proceedings of the 18th International Conference on Automated Reasoning with Analytic Tableaux and Related Methods
SHIM: a deterministic model for heterogeneous embedded systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multi-clocked synchronous (a.k.a. Polychronous) specification languages do not assume that execution proceeds by sampling inputs at predetermined global synchronization points. The software synthesized from such specifications are paced by arrival of certain inputs, or evaluation of certain internal variables. Here, we present an alternate polychronous model of computation termed Multi-rate Instantaneous Channel connected Data Flow (MRICDF) actor network model. Sequential embedded software from MRICDF specifications can be synthesized using epoch analysis, a technique proposed to form a unique order of events without a reference time line. We show how to decide on the implementability of MRICDF specification and how additional epoch information can help in synthesizing deterministic sequential software. The semantics of an MRICDF is akin to that of SIGNAL, but is visual and easier to specify. Also, our prime implicate based epoch analysis technique avoids the complex clocktree based analysis required in SIGNAL. We experimented with the usability of MRICDF formalism by creating EmCodeSyn, our visual specification and synthesis tool. Our attempt is to make polychronous specification based software synthesis more accessible to engineers, by proposing this alternative model with different semantic exposition and simpler analysis techniques.