A fast parallel (23, 12, 7) QR decoder based on syndrome-weight determination

Authors:
Yih-Ching Su;Ming-Haw Jing;Yaotsu Chang;Jian-Hong Chen;Zih-Heng Chen
Affiliations:
Department of Information Engineering, I-Shou University, No. 1, Sec. 1, Syuecheng Rd., Dashu Township, Kaohsiung County 840, Taiwan, ROC;Department of Information Engineering, I-Shou University, No. 1, Sec. 1, Syuecheng Rd., Dashu Township, Kaohsiung County 840, Taiwan, ROC;Department of Applied Mathematics, I-Shou University, No. 1, Sec. 1, Syuecheng Rd., Dashu Township, Kaohsiung County 840, Taiwan, ROC;Department of Information Engineering, I-Shou University, No. 1, Sec. 1, Syuecheng Rd., Dashu Township, Kaohsiung County 840, Taiwan, ROC;Department of Information Engineering, I-Shou University, No. 1, Sec. 1, Syuecheng Rd., Dashu Township, Kaohsiung County 840, Taiwan, ROC
Venue:
Computers and Electrical Engineering
Year:
2011

Citing 8
Cited 0

Algebraic decoding of the (23,12,7) Golay code

IEEE Transactions on Information Theory
Error Control Coding, Second Edition

Error Control Coding, Second Edition
Decoding the (23, 12, 7) Golay Code Using a Low-Complexity Scheme

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
An area/performance trade-off analysis of a GF(2m) multiplier architecture for elliptic curve cryptography

Computers and Electrical Engineering
Parallel crypto-devices for GF(p) elliptic curve multiplication resistant against side channel attacks

Computers and Electrical Engineering
Efficient hardware architecture for the AES-CCM protocol of the IEEE 802.11i standard

Computers and Electrical Engineering
On high-speed decoding of the (23,12,7) Golay code

IEEE Transactions on Information Theory
A decoding procedure for multiple-error-correcting cyclic codes

IEEE Transactions on Information Theory

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, a time-area efficient hardware decoder of the (23, 12, 7) quadratic residue code, or Golay code, is presented. The key feature of this proposed algorithm lies in fast determination of error positions through the analysis on the weight of syndromes without large operations in finite fields. Comparing with the algorithm using one syndrome, the proposed algorithm is more suitable for the parallel hardware design by using two syndromes. Based on an Altera Cyclone II field-programmable gate array (FPGA) device (EP2C35F484C6), the area cost and the time delay of the complete system are reduced by up to 86.4% and 22.5%, respectively. Using the Taiwan Semiconductor Manufacturing Company (TSMC) 0.18-@mm complementary metal-oxide-semiconductor (CMOS) standard cell library, the proposed decoder is 91.8% smaller and 8.3% faster.