Stealth works: emulating memory errors

Authors:
Musfiq Rahman;Bruce R. Childers;Sangyeun Cho
Affiliations:
Computer Science Department, University of Pittsburgh, Pittsburgh, PA;Computer Science Department, University of Pittsburgh, Pittsburgh, PA;Computer Science Department, University of Pittsburgh, Pittsburgh, PA
Venue:
RV'10 Proceedings of the First international conference on Runtime verification
Year:
2010

Citing 6
Cited 0

Retargetable and reconfigurable software dynamic translation

Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization
Pin: building customized program analysis tools with dynamic instrumentation

Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation
Low overhead program monitoring and profiling

PASTE '05 Proceedings of the 6th ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering
Understanding the propagation of hard errors to software and implications for resilient system design

Proceedings of the 13th international conference on Architectural support for programming languages and operating systems
DRAM errors in the wild: a large-scale field study

Proceedings of the eleventh international joint conference on Measurement and modeling of computer systems
A realistic evaluation of memory hardware errors and software system susceptibility

USENIXATC'10 Proceedings of the 2010 USENIX conference on USENIX annual technical conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

A study of Google's data center revealed that the incidence of main memory errors is surprisingly high. These errors can lead to application and system corruption, impacting reliability. The high error rate is an indication that new resiliency techniques will be vital in future memories. To develop such approaches, a framework is needed to conduct flexible and repeatable experiments. This paper describes such a framework, StealthWorks, to facilitate research on software resilience by behaviorally emulating memory errors in a live system. We illustrate it to study program tolerance to random errors and in the development of a new software technique to continuously test memory for errors.