Implementation of a novel LVQ neural network architecture on FPGA

Authors:
Najoua Chalbi;Khaled Ben Khalifa;Mohamed Boubaker;Mohamed Hedi Bedoui
Affiliations:
Biophysics Laboratory, Medical Faculty of Monastir, Rue Ibn Sina – Monastir – 5000, Tunisia.;Biophysics Laboratory, Medical Faculty of Monastir, Rue Ibn Sina – Monastir – 5000, Tunisia.;Biophysics Laboratory, Medical Faculty of Monastir, Rue Ibn Sina – Monastir – 5000, Tunisia.;Biophysics Laboratory, Medical Faculty of Monastir, Rue Ibn Sina – Monastir – 5000, Tunisia
Venue:
International Journal of Artificial Intelligence and Soft Computing
Year:
2010

Citing 4
Cited 0

Classification of heart sounds using an artificial neural network

Pattern Recognition Letters
Using a Chain of LVQ Neural Networks for Pattern Recognition of EEG Signals Related to Intermittent Photic-Stimulation

SBRN '02 Proceedings of the VII Brazilian Symposium on Neural Networks (SBRN'02)
Implementation of an LVQ neural network with a variable size: algorithmic specification, architectural exploration and optimized implementation on FPGA devices

Neural Computing and Applications - Special Issue - KES2008
IP core implementation of a self-organizing neural network

IEEE Transactions on Neural Networks

Quantified Score

Hi-index	0.00

Visualization

Abstract

The current study presents the hard implementation methodology of a Learning Vector Quantization (LVQ) neural network on a Field Programmable Gate Array (FPGA) circuit specially suited for fast output applications. The implementation methodology is based on a mixed parallel sequential approach with the use of the L2 norm (Euclidian distance) to measure the distance between the reference vector and the prototype vector. The adopted architecture has been implemented on a device XCV1000 (FPGA Xilinx) and the given results have shown good performances in time, surface and consumption.