Optimized code generation for programmable digital signal processors

Authors:
Kin H. Yu;Yu Hen Hu
Affiliations:
Dept. of Electrical and Computer Engineering, University of Wisconsin - Madison, Madison, WI;Dept. of Electrical and Computer Engineering, University of Wisconsin - Madison, Madison, WI
Venue:
ICASSP'93 Proceedings of the 1993 IEEE international conference on Acoustics, speech, and signal processing: plenary, special, audio, underwater acoustics, VLSI, neural networks - Volume I
Year:
1993

Citing 6
Cited 0

Crafting a compiler

Crafting a compiler
Digital signal processing applications with the TMS320 family; Vol. 1

Digital signal processing applications with the TMS320 family; Vol. 1
An Optimizing Compiler for an SPAP Architecture Using AI Tools

Computer
A practical method for code generation based on exhaustive search

SIGPLAN '82 Proceedings of the 1982 SIGPLAN symposium on Compiler construction
Automatic generation of code generators.

Automatic generation of code generators.
Formalization and automatic derivation of code generators.

Formalization and automatic derivation of code generators.

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present a novel compilation model for optimized code generation for Programmable Digital Signal Processors (PDSP). The model uses Artificial Intelligence techniques to yield output code that is comparable (in some cases superior) to that of handwritten assembly codes by DSP experts. Porting the code generator to different PDSPs requires modifying only two processor-dependent modules: a Pattern Library and a Rule Base. A prototype code generator has been implemented, targeting a subset of the TMS32020's architecture and instruction set. Several case studies are presented, which demonstrates the feasibility of the proposed approach.