A design procedure for oscillator-based hardware random number generator with stochastic behavior modeling

Authors:
Takehiko Amaki;Masanori Hashimoto;Yukio Mitsuyama;Takao Onoye
Affiliations:
Dept. Information Systems Engineering, Osaka University, Japan JST CREST;Dept. Information Systems Engineering, Osaka University, Japan JST CREST;Dept. Information Systems Engineering, Osaka University, Japan JST CREST;Dept. Information Systems Engineering, Osaka University, Japan JST CREST
Venue:
WISA'10 Proceedings of the 11th international conference on Information security applications
Year:
2010

Citing 2
Cited 1

A Hardware Random Number Generator

CHES '02 Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems
A High-Speed Oscillator-Based Truly Random Number Source for Cryptographic Applications on a Smart Card IC

IEEE Transactions on Computers

Jitter amplifier for oscillator-based true random number generator

Proceedings of the 16th Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a procedure in designing an oscillator-based hardware random number generator (HRNG) which generates highly random bitstreams even under the deterministic noises. The procedure consists of two parts; HRNG design without considering deterministic noises followed by randomness evaluation under deterministic noises. A stochastic behavior model to efficiently decide the design parameters is proposed, and it is validated by measurement of HRNGs fabricated in 65nm CMOS process. The proposed model directly calculates approximate entropy of output without generating bitstream, which make it easier to explore design space. A simulator considering the power supply noise is also developed for evaluation under deterministic noises.