Virtual memory window for application-specific reconfigurable coprocessors

Authors:
Miljan Vuletić;Laura Pozzi;Paolo Ienne
Affiliations:
Ecole Polytechnique Fédérale de Lausanne, School of Computer and Communication Sciences, Lausanne, Switzerland;Faculty of Informatics, University of Lugano, Lugano, Switzerland and Ecole Polytechnique Fédérale de Lausanne, School of Computer and Communication Sciences, Lausanne, Switzerland;Ecole Polytechnique Fédérale de Lausanne, School of Computer and Communication Sciences, Lausanne, Switzerland
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2006

Citing 8
Cited 0

Evaluating stream buffers as a secondary cache replacement

ISCA '94 Proceedings of the 21st annual international symposium on Computer architecture
Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers

ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
Computer architecture: a quantitative approach

Computer architecture: a quantitative approach
Designing an Operating System for a Heterogeneous Reconfigurable SoC

IPDPS '03 Proceedings of the 17th International Symposium on Parallel and Distributed Processing
Online Scheduling for Block-Partitioned Reconfigurable Devices

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Virtual Memory Window for a Portable Reconfigurable Cryptography Coprocessor

FCCM '04 Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Seamless Hardware-Software Integration in Reconfigurable Computing Systems

IEEE Design & Test
Pilchard — A Reconfigurable Computing Platform with Memory Slot Interface

FCCM '01 Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines

Quantified Score

Hi-index	0.00

Visualization

Abstract

The complexity of hardware/software (HW/SW) interfacing and the lack of portability across different platforms, restrain the widespread use of reconfigurable accelerators and limit the designer productivity. Furthermore, communication between SW and HW parts of codesigned applications are typically exposed to SW programmers and HWdesigners. In this work, we introduce a virtualization layer that allows reconfigurable application-specific coprocessors to access the user-space virtual memory and share the memory address space with user applications. The layer, consisting of an operating system (OS) extension and a HW component, shifts the burden of moving data between processor and coprocessor from the programmer to the OS, lowers the complexity of interfacing, and hides physical details of the system. Not only does the virtualization layer enhance programming abstraction and portability, but it also performs runtime optimizations: by predicting future memory accesses and speculatively prefetching data, the virtualization layer improves the coprocessor execution--applications achieve better performance without any user intervention. We use two different reconfigurable system-on-chip (SoC) running Linux and codesigned applications to prove the viability of our concept. The applications run faster than their SW versions, and the overhead due to the virtualisation is limited. Dynamic prefetching in the virtualisation layer further reduces the abstraction overhead.