Accurate and efficient simulation of synchronous digital switching noise in systems on a chip

Authors:
Husni Habal;Kartikeya Mayaram;Terri S. Fiez
Affiliations:
Oregon State University, Corvallis, OR;School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR;School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2005

Citing 7
Cited 0

Probability, random processes, and estimation theory for engineers

Probability, random processes, and estimation theory for engineers
Modeling and simulation of the interference due to digital switching in mixed-signal ICs

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
High-level simulation of substrate noise generation from large digital circuits with multiple supplies

Proceedings of the conference on Design, automation and test in Europe
Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits

Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits
Modeling of Substrate Noise Injected by Digital Libraries

ISQED '01 Proceedings of the 2nd International Symposium on Quality Electronic Design
Modeling digital substrate noise injection in mixed-signal IC's

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Principles of substrate crosstalk generation in CMOS circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

A new method is presented to compress switching information in large synchronous digital circuits. This is combined with an efficient generation of digital cell library noise signatures and results in an accurate estimation of the switching noise in digital circuits. It provides a practical approach to generating the digital switching noise for simulating substrate coupling noise in mixed-signal ICs. Nearly two orders of magnitude reduction in the memory and simulation time are achieved using this approach without significant loss of accuracy.