A hierarchy preserving hierarchical bottom-up 2-layer wiring algorithm with respect to via minimization

• Authors:

• Paul Molitor

• Affiliations:

• -

• Venue:
• Integration, the VLSI Journal
• Year:
• 1993