Practical low power digital VLSI design
Practical low power digital VLSI design
Protocols and Architectures for Wireless Sensor Networks
Protocols and Architectures for Wireless Sensor Networks
Low-noise amplifiers for WCDMA base-station receivers
Analog Integrated Circuits and Signal Processing
Microelectronic Circuits Revised Edition
Microelectronic Circuits Revised Edition
| Hi-index | 0.00 |
This paper focused on the modified design and implementations of Low noise amplifiers targeted for wireless sensor network applications. Key issues in wireless sensor network receivers are discussed and the existing circuit level implementations of Low noise amplifiers are compared. Emphasis was placed on observing device reliability constraints at low power to maximize the life time of the wireless sensor nodes. The proposed Low noise amplifier can operate at 2.4 GHz and dissipates a power of 2 mW from a 1 V supply. It gives 11, 3.9 dB Noise figure at 20 dB gain and IIP3 of 驴2.88 dBm. The noise performance at input, output and the frequency response is presented.