Design of Balanced and Constant Weight Codes for VLSI Systems
IEEE Transactions on Computers
Algorithm 515: Generation of a Vector from the Lexicographical Index [G6]
ACM Transactions on Mathematical Software (TOMS)
Combinatorial Algorithms: For Computers and Hard Calculators
Combinatorial Algorithms: For Computers and Hard Calculators
EH '02 Proceedings of the 2002 NASA/DoD Conference on Evolvable Hardware (EH'02)
The Art of Computer Programming, Volume 4, Fascicle 3: Generating All Combinations and Partitions
The Art of Computer Programming, Volume 4, Fascicle 3: Generating All Combinations and Partitions
Heuristic algorithms for constructing binary constant weight codes
IEEE Transactions on Information Theory
Enumeration of Bent Boolean Functions by Reconfigurable Computer
FCCM '10 Proceedings of the 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines
Energy efficient network design tool for green IP/Ethernet networks
ONDM'10 Proceedings of the 14th conference on Optical network design and modeling
Memory-Based Logic Synthesis
Hardware index to set partition converter
ARC'13 Proceedings of the 9th international conference on Reconfigurable Computing: architectures, tools, and applications
| Hi-index | 0.00 |
A constant weight codeword is a binary n-tuple with exactly r 1's. We show two circuits that generate constant weight codewords. The first is based on the combinatorial number system. Its input is an index to the codeword. That is, there are (n r) n-bit codewords with exactly r 1's. The index generates a unique codeword, and is a binary number between 0 and (n r) -1. Such a circuit is useful for encoding data. If a random constant weight codeword is needed, as in Monte Carlo simulations, then the index is random. If a random constant weight codeword only is needed, then our other circuit is even more compact. It is based on a trellis configuration. Both designs can be pipelined to produce one constant weight codeword per clock period. We give experimental results showing the efficiency of our designs on the SRC-6 reconfigurable computer.