High-speed CMOS switch designs for free-space optoelectronic MIN's

Authors:
Osman Kibar;Philippe J. Marchand;Sadik C. Esener
Affiliations:
Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA;Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA;Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
1998

Citing 3
Cited 3

Parallel processing architectures and VLSI hardware: vol. 1

Parallel processing architectures and VLSI hardware: vol. 1
Interconnection networks for large-scale parallel processing: theory and case studies (2nd ed.)

Interconnection networks for large-scale parallel processing: theory and case studies (2nd ed.)
Optically augmented 3-D computer: system technology and architecture

Journal of Parallel and Distributed Computing - Special issue on parallel computing with optical interconnects

Power complexity of multiplexer-based optoelectronic crossbar switches

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The load balancing problem in OTIS-Hypercube interconnection networks

The Journal of Supercomputing
Design of a viable fault-tolerant routing strategy for optical-based grids

ISPA'03 Proceedings of the 2003 international conference on Parallel and distributed processing and applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present the theory, experimental results, and analytical modeling of high-speed complementary metal-oxide-semiconductor (CMOS) switches, with a twodimensional (2-D) layout, suitable for the implementation of packet-switched free-space optoelectronic multistage interconnection networks (MIN's). These switches are fully connected, bidirectional, and scaleable. The design is based on the implementation of a half-switch, which is a two-to-one multiplexer, using a 2-D layout. It introduces a novel self-routing concept, with contention detection and packet drop-and-resend capabilities. It uses three-valued logic, with 2.5 V being the third value for a 5 V power supply. Simulations show that for a 0.8-µm CMOS technology the switches can operate at speeds up to 250 Mb/s. Scaled-down versions of the switches have been successfully implemented in 2.0 µm CMOS. The analytical modeling of these switches show that large scale free-space optoelectronic MIN's using this concept could offer close to Terabit/sec throughput capabilities for very reasonable power and area figures. For example, a 4096 channel system could offer 256 Gb/s aggregate throughput for a total silicon area of about 18 cm2 and a total power consumption (optics plus electronics) of about 90 W.