Analysis and implementation of a minimum-supply body-biased CMOS differential amplifier cell

Authors:
Alfio Dario Grasso;Pietro Monsurrò;Salvatore Pennisi;Giuseppe Scotti;Alessandro Trifiletti
Affiliations:
Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi, University of Catania, Catania, Italy;Dipartimento di Ingegneria Elettronica, University of Rome "La Sapienza", Rome, Italy;Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi, University of Catania, Catania, Italy;Dipartimento di Ingegneria Elettronica, University of Rome "La Sapienza", Rome, Italy;Dipartimento di Ingegneria Elettronica, University of Rome "La Sapienza", Rome, Italy
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2009

Citing 1
Cited 1

Reliable Circuit Techniques for Low-Voltage Analog Design in Deep Submicron Standard CMOS: A Tutorial

Analog Integrated Circuits and Signal Processing

Design solutions for sample-and-hold circuits in CMOS nanometer technologies

IEEE Transactions on Circuits and Systems II: Express Briefs

Quantified Score

Hi-index	0.00

Visualization

Abstract

A CMOS differential amplifier cell for minimum supply requirements is presented. The solution uses transistors in strong inversion and an original biasing scheme that exploits the bulk terminals of the transistor pair to accurately set the quiescent current and provide common-mode control. As a result, we avoid the use of the tail current source adopted in traditional differential stages. An implementation based on an auxiliary switched-capacitor network used in the feedback control loop is proposed and theoretically examined. Measurements on a prototype fabricated in a standard 0.35- µm technology (with threshold voltages around 0.5 V) and powered with 1.2 V show an error in the bias current of about 15% with respect to the expected value. It was found that the obtained overall performance is comparable to that of a traditional long-tailed differential pair that uses a higher supply of 1.5 V.