Towards self-adaptive networks on chip for massively parallel processors: multilevel quality of service programmability

Authors:
Francesca Palumbo;Danilo Pani;Andrea Deidda;Luigi Raffo
Affiliations:
University of Cagliari, Cagliari, Italy;University of Cagliari, Cagliari, Italy;University of Cagliari, Cagliari, Italy;University of Cagliari, Cagliari, Italy
Venue:
Proceedings of the 8th ACM International Conference on Computing Frontiers
Year:
2011

Citing 2
Cited 0

Principles and Practices of Interconnection Networks

Principles and Practices of Interconnection Networks
Circuit-Switched Coherence

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a novel Network on Chip able to offer flexibility to multi-threaded heterogeneous traffic applications typical of massive multicore chips. It combines different switching types and data control flow protocols, allowing to reprogram on the fly the total amount of bandwidth available per switching type. In principle this can be easily performed in runtime by the introduction of simple smart hardware performance counters in order to automatically improve the quality of service.