Power and delay aware synthesis of multi-operand adders targeting LUT-based FPGAs

Authors:
Taeko Matsunaga;Shinji Kimura;Yusuke Matsunaga
Affiliations:
Waseda University, Kitakyushu, Japan;Waseda University, Kitakyushu, Japan;Kyushu University, Fukuoka, Japan
Venue:
Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design
Year:
2011

Citing 5
Cited 0

Improving multiplier design by using improved column compression tree and optimized final adder in CMOS technology

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Optimal Circuits for Parallel Multipliers

IEEE Transactions on Computers
Efficient synthesis of compressor trees on FPGAs

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Improving synthesis of compressor trees on FPGAs via integer linear programming

Proceedings of the conference on Design, automation and test in Europe
Multi-operand adder synthesis on FPGAs using generalized parallel counters

Proceedings of the 2010 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

Recent researches have indicated that multi-operand addition on FPGAs can be efficiently realized as the architecture consisting of a compressor tree which reduces the number of operands and a carry-propagate adder like ASIC by utilizing generalized parallel counters(GPCs). This paper addresses power and delay aware synthesis of GPC-based compressor trees. Based on the observation that dynamic power would correlate to the number of GPCs and the levels of GPCs, our approach targets to minimize the maximum levels and the total number of GPCs, and an ILP-based algorithm and heuristic approaches are proposed. Several experiments targeting Altera Stratix III architecture show that the proposed approach reduced the delay by up to 20% under a slight increase in total power dissipation.